Hello, I study Verilog HDL . Have a question. The question is how to design a digilt circuit. thanks! -- To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml