Dear ppl, please ignore my previous question.. It's been solved.. instead of using the read_verilog command, all I had to do was use analyze & elaborate.. Funny.. I thought that it should have done that automagically.. (: With Metta, Shawn Tan. -- To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml