Hello I am planning to take a course on intro to either VHDL or Verilog. Which is better? At the moment Im leaning towards Verilog, can you please tell me the difference and what should I take? -- To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml