Hi All, I updated the I2C core; Verilog and VHDL version. I fixed a bug where the PRER register is set to 0x0000 during a reset, instead of 0xffff as described in the specs. Richard -- To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml