Re: [oc] New project: 8051 core JTAG

["Dave Feustel" <dfeustel@mindspring.com>]

I have a C8051F000 development kit.

The JTAG interface currently is used only for download
and communication btween the Cygnal 8051 chip and
the Cygnal IDE running on Windows.  There was no
public documentation on the chip's JTAG interface the
last time I asked the Cygnal FAE about it(several months ago).

That said, the Cygnal chips are neat chips indeed.

----- Original Message -----
From: "Kubecki Michal" <qubeck@trex.wsi.edu.pl>
To: <cores@opencores.org>
Sent: Wednesday, August 22, 2001 7:10 AM
Subject: Re: [oc] New project: 8051 core JTAG


>
> Hi!
>
> > Have a look at www.cygnal.com the have a C8051F000 including JTAG. I did not
> > test it yet, but the jtag is a very big aid, developping programs.
>
> I'm designing a VGA monitor compatible graphics chip using MAX+ and Altera
> FLEX device. I want to implement JTAG within it... I found some info
> on www.cygnal.com, but what I'm looking for is a detailed doc about
> implementing and using jtag in Altera devices. It would be very useful.
>
>
> This is my first post to OpenCores so let me tell You sth. about me
> My name is Michal Kubecki, I'm student from Poland.
> I'm a beginner in VHDL, I've just designed my first core - display
> controller for Altera MAX7128S chip. But MAX is too small to do sth
> serious, so I decided to use FLEX chip instead. I've subscribed OpenCores
> hoping that I would learn something about VHDL - it is great!
> OpenCores too!
>
> regards - Mike.
>
>
> | qUBECk/Independent               | e-mail: qubeck@wsi.edu.pl |
> | Michal Kubecki                   | home phone:(033)81-00-922 |
> | _.ooooO|   visit me at hTTP://qubeck.wsi.edu.pl    |Ooooo._  |
>
>
> --
> To unsubscribe from cores mailing list please visit
http://www.opencores.org/mailinglists.shtml

--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml