[oc] Motorola 68k wishbone master

[Daniel Haensse <daniel.haensse@alumni.ethz.ch>]

Hi all,

I'm not very familair with VHDL. Did anybody already implement a
wishbone master for 68k processors, using a processor read/write to
generate wishbone master signals.

Thanks

Dani