head 1.2; access; symbols noReleaseTag:1.1.1.1 Doru:1.1.1; locks; strict; comment @# @; 1.2 date 2003.02.10.03.56.04; author doru; state dead; branches; next 1.1; 1.1 date 2003.01.01.02.32.26; author doru; state Exp; branches 1.1.1.1; next ; 1.1.1.1 date 2003.01.01.02.32.26; author doru; state Exp; branches; next ; desc @@ 1.2 log @Removing pAVR from CVS repository. Its directory structure will be changed and then uploaded back. @ text @ Port A Main Page Modules Related Pages

Port A
[Peripherals]

Port A structure

The port A offers 8 bidirectional general purpose IO lines.
Lines 0 and 1 also have alternate functions:

line 0 can be used as external interrupt 0 input
line 1 can be used as timer 0 clock input.

Port A is managed through 3 IO File locations: PORTA, DDRA and PINA.
DDRA sets each pin's direction: DDRA(i)=0 means that line i is input, DDRA(i)=1 means that line i is output.
When writing a value to the port, that value goes into PORTA. If DDRA configures the corresponding lines as outputs, the contents of PORTA will be available on external pins. However, if DDRA configures the lines as inputs (DDRA(i)=0), then:

if PORTA(i)=0, the line i is `pure' input (High Z).
if PORTA(i)=1, the line i is an input weakly pulled high.

PINA reads the physical value of external lines, rather than PORTA.

Port A schematics

Generated on Tue Dec 31 20:26:30 2002 for Pipelined AVR microcontroller by

1.2.16

@ 1.1 log @Initial revision @ text @@ 1.1.1.1 log @Importing pavr package for the first time... @ text @@

Port A [Peripherals]

Port A
[Peripherals]