Description

I2C is a two-wire, bidirectional serials bus that provide a simple, efficient method of data exchange between devices.
You can find I2C specification on Phillips web Site.

What you get

The simplest master I2C ever built! Requirement is low gate count so features are restricted:

• No Multimaster operation
• No FIFO
• No slave mode

• Timing Register (TR)
• Control Register (CR)
• Status Register (SR)
• Data Register (DR)

There is the preliminary block diagram :
The design is fully synchronous, only one clock. The Timing register fix the output rate of the I2C bus.
The bus interface is not specified at this time and it would be either OR1K specific bus or APB (from AMBA specification).

Current Status:

working on functional and design specifications

Maintainer(s):

Frédéric Renet

Mailing-list:

cores@opencores.org_NOSPAM