[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [openrisc] Cache Line Fill



Hello All,

Will some 1 plz tell me 

1.how many K gates FPGA is needed for implementing ORP SOC ?

2.What are Memory requirements (I mean size of EPROM, Flash and
SRAM/SDRAM) for ORP SOC design development board?

Regards,
-Soban
--
To unsubscribe from openrisc mailing list please visit http://www.opencores.org/mailinglists.shtml