[openrisc] Cache invalidation & synchronization

[Carlos Sanchez de La Lama <csanchez@teisa.unican.es>]

Hello!

I wanted to know how could I invalidate a cache line regardless of what it 
contains. As the invalidation register needs to be written with the effective 
address of contained block to actually invalidate that line, looks like it's 
not posible to do it.

Best regards!

	Carlos Sanchez de La Lama <csanchez@teisa.unican.es>
--
To unsubscribe from openrisc mailing list please visit http://www.opencores.org/mailinglists.shtml