[openrisc] data cache and or1ksim

[javier_castillo_villar@yahoo.es]

Hi:

   I am simulating some programs over or1ksim and getting some results
about caches.
When I use a data cache I observe that memory operations against the
stack dont pass trough the cache.
Is this correct?
Since the compiler make all the oparations againts the stack whats the
sense of use a data cache?

Thanks
--
To unsubscribe from openrisc mailing list please visit http://www.opencores.org/mailinglists.shtml