[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] pci/rtl/verilog pci_user_constants.v async_res ...



CVSROOT:	/home/oc/cvs
Module name:	pci
Changes by:	mihad	03/01/27 15:51:22

Modified files:
	rtl/verilog    : pci_user_constants.v 
Removed files:
	rtl/verilog    : async_reset_flop.v cbe_en_crit.v 
	                 conf_cyc_addr_dec.v conf_space.v cur_out_reg.v 
	                 decoder.v delayed_sync.v delayed_write_reg.v 
	                 fifo_control.v frame_crit.v frame_en_crit.v 
	                 frame_load_crit.v irdy_out_crit.v 
	                 mas_ad_en_crit.v mas_ad_load_crit.v 
	                 mas_ch_state_crit.v out_reg.v par_crit.v 
	                 pci_decoder.v pci_tpram.v pciw_fifo_control.v 
	                 pciw_pcir_fifos.v perr_crit.v perr_en_crit.v 
	                 serr_crit.v serr_en_crit.v sync_module.v 
	                 wb_addr_mux.v wb_master.v wb_slave.v 
	                 wb_slave_unit.v wb_tpram.v wbr_fifo_control.v 
	                 wbw_fifo_control.v wbw_wbr_fifos.v 

Log message:
	Old files with wrong names removed.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml