[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] pci/ ench/verilog/pci_unsupported_commands_mas ...

CVSROOT:	/home/oc/cvs
Module name:	pci
Changes by:	mihad	03/01/21 15:07:05

Modified files:
	bench/verilog  : pci_unsupported_commands_master.v system.v 
	                 pci_testbench_defines.v 
	rtl/verilog    : pci_master32_sm.v pci_target32_interface.v 
	                 pci_target32_sm.v pci_user_constants.v 
	sim/rtl_sim/run: run_pci_sim_regr.scr 
Added files:
	bench/verilog  : pci_bench_common_tasks.v 

Log message:
	Bug fixes, testcases added.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml