[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] ethernet/bench/verilog tb_eth_top.v



CVSROOT:	/home/oc/cvs
Module name:	ethernet
Changes by:	mohor	02/02/16 08:22:24

Modified files:
	bench/verilog  : tb_eth_top.v 

Log message:
	Testbench fixed, code simplified, unused signals removed.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml