How do you connect the Wishbone Bus when you only have 1 IP core? In PCI-bus core, it includes WB, but what if there are no other cores which need interfacing? -- To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml